

	Document ID	Issue Date	Page s	Title	Current OR
1	US 20050123087 A1	20050609	19	Erroneous phase lock detection circuit	375/373
2	US 20040104755 A1	20040603	7	SDI signal discriminating apparatus	327/300
3	US 20030169836 A1	20030911	27	Phase comparator and clock recovery circuit	375/373
4	US 20030112913 A1	20030619	19	Generating a lock signal indicating whether an output clock signal generated by a PLL is in lock with an input reference signal	375/373
5	US 20020136340 A1	20020926	76	Two-stage multiplier circuit	375/373
6	US 20020126786 A1	20020912	6	Using phase interpolator information to detect a loss of lock condition during recovery of a clock signal from a received data stream	375/373
7	US 20020114416 A1	20020822	41	Phase alignment of data to clock	375/373
8	US 6993109 B2	20060131	25	Zero-delay buffer circuit for a spread spectrum clock system and method therefor	375/376
9	US 6988227 B1	20060117	53	Method and apparatus for bit error rate detection	714/704
10	US 6954510 B2	20051011	14	Phase-locked loop lock detector circuit and method of lock detection	375/373
11	US 6853696 B1	20050208	26	Method and apparatus for clock recovery and data qualification	375/375
12	US 6798858 B1	20040928	14	Lock detector for delay or phase locked loops	375/373
13	US 6785354 B1	20040831	10	Lock detection system for use in high speed communication systems	375/373
14	US 6782068 B1	20040824	7	PLL lockout watchdog	375/376

	Current XRef	Inventor
1		Yamazaki, Daisuke
2	375/373	Suzuki, Noriyuki
3	375/376	Ebuchi, Tsuyoshi et al.
4		Balasubramanian, Suresh
5		Enam, Syed K. et al.
6		Cho, James B.
7		Enam, Syed K. et al.
8	327/158; 375/371; 375/373; 375/375	Lee; Kyeongho et al.
9	375/327; 375/373; 375/376	Perrott; Michael H.
10	375/354; 375/371	Lee; Jae-wook
11	375/371; 375/372; 375/373; 375/374; 375/376	Moser; James et al.
12	370/516	Atallah; Francois Ibrahim et al.
13	327/18; 331/DIG. 2	Dietrich; Casper
14	375/327; 375/354; 375/355; 375/373	Wilson; James E. et al.

	Document ID	Issue Date	Page s	Title	Current OR
15	US 6744838 B1	20040601	12	PLL lock detector	375/373
16	US 6731667 B1	20040504	25	Zero-delay buffer circuit for a spread spectrum clock system and method therefor	375/130
17	US 6707863 B1	20040316	9	Baseband signal carrier recovery of a suppressed carrier modulation signal	375/327
18	US 6704381 B1	20040309	15	Frequency acquisition rate control in phase lock loop circuits	375/374
19	US 6680991 B1	20040120	9	Detection of frequency differences between signals	375/373
20	US 6658075 B1	20031202	12	Synchronization lock detector and method	375/375
21	US 6630868 B2	20031007	35	Digitally-synthesized loop filter circuit particularly useful for a phase locked loop	331/17
22	US 6512801 B1	20030128	24	Receiver capable of selecting optimal voltage controlled oscillator	375/316
23	US 6411143 B1	20020625	12	Lock detector for a dual phase locked loop system	327/156
24	US 6256362 B1	20010703	13	Frequency acquisition circuit and method for a phase locked loop	375/373
25	US 6115438 A	20000905	6	Method and circuit for detecting a spurious lock signal from a lock detect circuit	375/373
26	US 5963608 A	19991005	8	Clock extractor for high speed, variable data rate communication system	375/373
27	US 5774508 A	19980630	8	Data synchronizer phase detector and method of operation thereof	375/355

	Current XRef	Inventor
15	327/156	Dixit; Anand
16	375/373; 375/375; 375/376	Lee; Kyeongho et al.
17	329/308; 375/326; 375/373	Mrozek; Eric M. et al.
18	327/156; 375/373; 375/375; 375/376	Moyal; Nathan Y. et al.
19	375/326; 375/344; 375/371	Gutierrez; German
20	375/354; 375/373	Aftelak; Andrew John
21	331/1A; 331/158; 331/177R; ; 375/373; 375/376	Perrott; Michael H. et al.
22	331/1R; 331/56; 375/373; 455/130; 455/260	Ninomiya; Shuichi
23	375/373	Fernandez-Texon; Francisco
24	375/375	Goldman; Stanley J.
25		Andresen; Bernhard H.
26	375/327	Casper; Paul W. et al.
27	327/159; 375/373	Kallman; Kurt Albert et al.

	Document ID	Issue Date	Page s	Title	Current OR
28	US 5754437 A	19980519	24	Phase measurement apparatus and method	702/75
29	US 5568521 A	19961022	8	Phase lock indicator circuit for a high frequency recovery loop	375/344
30	US 5524126 A	19960604	12	Symbol timing recovery using fir data interpolators	375/355
31	US 5483558 A	19960109	10	Method and apparatus for detecting phase or frequency lock	375/376
32	US 5307382 A	19940426	11	Lock apparatus for dual phase locked loop	375/376
33	US 4215239 A	19800729	7	Apparatus for the acquisition of a carrier frequency and symbol timing lock	375/365
34	US 4066964 A	19780103	43	Communication system	375/260
35	JP 06181478 A	19940628	7	RDS DETECTION CIRCUIT	

	Current XRef	Inventor
28	327/156; 327/159; 370/516; 375/226; 375/371; 375/373; 375/375; 375/376; 702/69; 702/79; 708/313	Blazo; Stephen F.
29	375/327; 375/373; 375/376	Williams; Bruce H. et al.
30	375/232; 375/373	Clewer; Richard et al.
31	331/1A; 331/DIG. 2; 375/373	Leon; Ana S. et al.
32	375/373	Pang; Dai S.
33	370/514; 370/516; 375/373; 375/376	Gordy; Robert S. et al.
34	340/7.42; 340/7.46; 375/279; 375/373; 380/34; 455/502; 455/65	Costanza; Samuel T. et al.
35	375/373	YAMAMOTO, YUJI et al.